## FEATURES

Differential Nonlinearity: $\pm \mathbf{1 / 2}$ LSB
Nonlinearity: 0.05\%
Fast Settling Time: 250 ns
High Compliance: -5 V to +10 V
Differential Outputs: 0 to 4 mA
Guaranteed Monotonicity: $\mathbf{1 2}$ Bits
Low Full-Scale Tempco: 10 ppm/ ${ }^{\circ} \mathrm{C}$
Circuit Interface to TTL, CMOS, ECL, PMOS/NMOS
Low Power Consumption: 225 mW
Industry Standard AM6012 Pinout
Available In Die Form

## GENERAL DESCRIPTION

The DAC 312 series of 12-bit multiplying digital-to-analog converters provide high speed with guaranteed performance to 0.012\% differential nonlinearity over the full commercial operating temperature range.
The DAC 312 combines a 9-bit master D/A converter with a 3-bit (M SBs) segment generator to form an accurate 12-bit D/A converter at low cost. This technique guarantees a very uniform step size (up to $\pm 1 / 2$ LSB from the ideal), monotonicity to 12 -bits and integral nonlinearity to $0.05 \%$ at its differential current outputs. In order to provide the same performance with a 12-bit R-2R Iadder design, an integral nonlinearity over temperature of $1 / 2$ LSB ( $0.012 \%$ ) would be required.

The 250 ns settling time with low glitch energy and low power consumption are achieved by careful attention to the circuit design and stringent process controls. Direct interface with all popular logic families is achieved through the logic threshold terminal.

## PIN CONNECTIONS

## 20-Pin Hermetic DIP (R-Suffix), 20-Pin Plastic DIP (P-Suffix), 20-Pin SOL (S-Suffix)



High compliance and low drift characteristics (as low as $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) are also features of the DAC 312 along with an excellent power supply rejection ratio of $\pm .001 \% \mathrm{FS} / \% \Delta \mathrm{~V}$. Operating over a power supply range of $+5 /-11 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ the device consumes 225 mW at the lower supply voltages with an absolute maximum dissipation of 375 mW at the higher supply levels.

With their guaranteed specifications, single chip reliability and low cost, the DAC312 device makes excellent building blocks for A/D converters, data acquisition systems, video display drivers, programmable test equipment and other applications where low power consumption and complete input/output versatility are required.

FUNCTIONAL BLOCK DIAGRAM

REV. C


DAC312- SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
(@ $V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for DAC312E and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for DAC312F, DAC312H, unless otherwise noted. Output characteristics refer to both $\mathrm{I}_{\text {OUT }}$ and $\overline{\mathrm{I}_{\text {OUT. }}}$ )

| Parameter | Symbol | Conditions | DAC 312E |  |  | DAC312F |  |  | DAC312H |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| Resolution |  |  | 12 |  |  | 12 |  |  | 12 |  |  | Bits |
| M onotonicity |  |  | 12 |  |  | 12 |  |  | 12 |  |  | Bits |
| D ifferential N onlinearity | D N L | D eviation from Ideal |  |  | $\pm 0.0125$ |  |  | $\pm 0.0250$ |  |  | $\pm 0.0250$ | \%FS |
|  |  | Step Size ${ }^{2}$ |  |  | $\pm 0.5$ |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB |
| N onlinearity | IN L | Deviation from Ideal Straight Line ${ }^{1}$ |  |  | $\pm 0.05$ |  |  | $\pm 0.05$ |  |  | $\pm 0.05$ | \%FS |
| Full-Scale Current | $\mathrm{I}_{\text {FS }}$ | $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{R}_{14}=\mathrm{R}_{15}=10 \mathrm{k} \Omega^{2}$ | 3.967 | 3.999 | 4.031 | 3.935 | 3.999 | 4.063 | 3.935 | 3.999 | 4.063 | mA |
| Full-Scale Tempco | TCl ${ }_{\text {FS }}$ |  |  |  |  |  | $\pm 10$ |  |  | $\pm 80$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  |  |  | $\pm 0.005$ | $\pm 0.002$ |  | $\pm 0.001$ | $\pm 0.004$ |  | $\pm 0.008$ |  | \%FS $/{ }^{\circ} \mathrm{C}$ |
| Output Voltage Compliance | $\mathrm{V}_{\text {OC }}$ | DNL Specification Guaranteed over Compliance Range | -5 |  | +10 | -5 |  | +10 | -5 |  | +10 | V |
| Full-Scale Symmetry | $\mathrm{I}_{\text {FSS }}$ | $\left\|I_{\text {FS }}\right\|-\left\|I_{\text {FS }}\right\|$ |  | $\pm 0.4$ | $\pm 1$ |  | $\pm 0.4$ | $\pm 2$ |  | $\pm 0.4$ | $\pm 2$ | $\mu \mathrm{A}$ |
| Zero-Scale C urrent Settling Time | $\mathrm{I}_{\text {zs }}$ |  |  |  | 0.10 |  |  | 0.10 |  |  | 0.10 | $\mu \mathrm{A}$ |
|  | $\mathrm{t}_{5}$ | To $\pm 1 / 2 \mathrm{LSB}$, All Bits |  |  |  |  |  |  |  |  |  |  |
|  |  | Switched ON or OFF ${ }^{1}$ |  | 250 | 500 |  | 250 | 500 |  | 250 | 500 | ns |
| Propagation D elay-All Bits | $\mathrm{t}_{\text {PLH }}$ | All Bits Switched 50\% Point |  | 25 | 50 |  | 25 | 50 |  | 25 | 50 | ns |
|  | $\mathrm{t}_{\text {PLL }}$ | Logic Swing to 50\% Point Output ${ }^{1}$ |  | 25 | 50 |  | 25 | 50 |  | 25 | 50 | ns |
| Output Resistance | Ro |  |  | >10 |  |  | >10 |  |  | >10 |  | $\mathrm{M} \Omega$ |
| Output C apacitance | $\mathrm{C}_{\text {OUT }}$ |  |  | 20 |  |  | 20 |  |  | 20 |  | pF |
| Logic Input |  |  |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 | V |
| Levels " 1 " | $V_{1 H}$ | $V_{L C}=G N D$ | 2 |  |  | 2 |  |  | 2 |  |  | V |
| Logic Input C urrent | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=-5$ to +18 V |  |  | 40 |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
| Logic Input Swing | $\mathrm{V}_{15}$ |  | -5 |  | +18 | -5 |  | +18 | -5 |  | +18 | V |
| Reference Bias Current | $\mathrm{I}_{15}$ |  | 0 | -0.5 | -2 | 0 | -0.5 | -2 | 0 | -0.5 | -2 | $\mu \mathrm{A}$ |
| Reference Input Slew Rate | dl/dt | $\mathrm{R}_{14(\mathrm{eq})}=800 \Omega, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}^{1}$ | 4 | 8 |  |  | 8 |  |  | 8 |  | $\mathrm{mA} / \mathrm{\mu s}$ |
| Power Supply Sensitivity | PSSIf ${ }_{\text {FS }}$ | $\mathrm{V}+=+13.5 \mathrm{~V}$ to +16.5 V , |  |  |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}-=-15 \mathrm{~V}$ |  | $\pm 0.0005$ | $\pm 0.001$ |  | $\pm 0.0005$ | $\pm 0.001$ |  | $\pm 0.0005$ | $\pm 0.001$ | \%FS/\% $/$ V |
|  | $\mathrm{PSSI}_{\text {FS- }}$ | $\mathrm{V}-=-13.5 \mathrm{~V}$ to -16.5 V , |  |  |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}+=+15 \mathrm{~V}$ |  | $\pm 0.00025$ | $\pm 0.001$ |  | $\pm 0.00025$ | $\pm 0.001$ |  | $\pm 0.00025$ | $\pm 0.001$ | \%FS/\% $/$ V |
| Power Supply Range | V + | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 4.5 |  | 18 | 4.5 |  | 18 | 4.5 |  | 18 | V |
|  | V- | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -18 |  | -10.8 | -18 |  | -10.8 | -18 |  | -10.8 | V |
| Power Supply Current | I+ | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 3.3 | 7 |  | 3.3 | 7 |  | 3.3 | 7 | mA |
|  | I- | $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | -13.9 | -18 |  | -13.9 | -18 |  | -139 | -18 | mA |
|  | I+ | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 3.9 | 7 |  | 3.9 | 7 |  | 3.9 | 7 | mA |
|  | I- | $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | -13.9 | -18 |  | -13.9 | -18 |  | -13.9 | -18 | mA |
| Power Dissipation | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 225 | 305 |  | 225 | 305 |  | 225 | 305 | mW |
|  |  | $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 267 | 375 |  | 267 | 375 |  | 267 | 375 | mW |

TYP|CAL ELECTRICAL CHARACTERISTICS @ $25^{\circ} \mathrm{C} ; \mathrm{V}_{5}= \pm 15 \mathrm{~V}$, and $\mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA}$, unless otherwise noted. Output characteristics refer to both $\mathrm{I}_{\text {OUT }}$ and $\overline{\mathrm{I}_{\text {OUT }}}$.

| Parameter | Symbol | Conditions | DAC312N <br> Typical | DAC312G <br> Typical | Units |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Reference Input <br> Slew Rate | $\mathrm{dl} / \mathrm{dt}$ |  | 8 | 8 | $\mathrm{~mA} / \mathrm{ss}$ |
| Propagation Delay | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Any Bit | 25 | 25 | ns |
| Settling T ime | $\mathrm{t}_{\mathrm{S}}$ | To $\pm 1 / 2$ LSB, All <br> Bits Switched ON <br> or OFF. | 250 | 250 | ns |
| Full-Scale | $\mathrm{TC}_{\text {IFS }}$ |  | $\pm 10$ | $\pm 10$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS @ $V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ for DAC312E and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for DAC312F, DAC312H, unless otherwise noted. Output characteristics refer to both I ${ }_{\text {OuT }}$ and I I Iovi Continued

| Parameter | Symbol | Conditions | DAC312E |  |  | DAC312F |  |  | DAC312H |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| Logic Input Levels "0" | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{LC}}=\mathrm{GND}$ |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 | V |
| L ogic Input Levels " 1 " | $\mathrm{V}_{1 H}$ | $V_{L C}=G N D$ | 2 |  |  | 2 |  |  | 2 |  |  | V |
| Logic Input Current | $\mathrm{l}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=-5 \mathrm{~V}$ to +18 V |  |  | 40 |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
| Logic Input Swing | $V_{\text {IS }}$ |  | -5 |  | +18 | -5 |  | +18 | -5 |  | +18 | V |
| Reference Bias Current | $\mathrm{l}_{15}$ |  | 0 | -0.5 | -2 | 0 | -0.5 | -2 | 0 | -0.5 | -2 | $\mu \mathrm{A}$ |
| Reference Input Slew Rate | d//dt | $\begin{aligned} & \mathrm{R}_{14(\text { eq })}=800 \Omega \\ & \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}(\text { N ote } 1) \end{aligned}$ | 4 | 8 |  |  | 8 |  |  | 8 |  | $\mathrm{mA} / \mathrm{\mu s}$ |
| Power Supply Sensitivity | $\begin{aligned} & \text { PSSI }_{\text {FS+ }} \\ & \text { PSSI }_{\text {FS- }} \end{aligned}$ | $\begin{aligned} & \mathrm{V}+=+13.5 \mathrm{~V} \text { to }+16.5 \mathrm{~V}, \\ & \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}-=-13.5 \mathrm{~V} \text { to }-16.5 \mathrm{~V}, \\ & \mathrm{~V}+=+15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 0.000 \\ & \pm 0.000 \end{aligned}$ | $\begin{aligned} & \pm 0.001 \\ & \pm 0.001 \end{aligned}$ |  | $\begin{aligned} & \pm 0.0005 \\ & \pm 0.0002 \end{aligned}$ | $\begin{aligned} & \pm 0.001 \\ & \pm 0.001 \end{aligned}$ |  | $\begin{aligned} & \pm 0.0005 \\ & \pm 0.00025 \end{aligned}$ | $\begin{aligned} & \pm 0.001 \\ & \pm 0.001 \end{aligned}$ | \%FS/\% $/ \mathrm{V}$ <br> \%FS/\% $/ \mathrm{V}$ |
| Power Supply Range | $\begin{aligned} & \text { V+ } \\ & \text { V- } \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | $\begin{aligned} & 4.5 \\ & -18 \end{aligned}$ |  | $\begin{aligned} & \hline 18 \\ & -10.8 \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & -18 \end{aligned}$ |  | $\begin{aligned} & \hline 18 \\ & -10.8 \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & -18 \end{aligned}$ |  | $\begin{aligned} & \hline 18 \\ & -10.8 \end{aligned}$ | V |
| Power Supply Current | $\begin{aligned} & \text { I+ } \\ & \text { I- } \\ & \text { I+ } \\ & \text { I- } \end{aligned}$ | $\begin{aligned} & V+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 3.3 \\ & -13.9 \\ & 3.9 \\ & -13.9 \end{aligned}$ | $\begin{aligned} & 7 \\ & -18 \\ & 7 \\ & -18 \end{aligned}$ |  | $\begin{aligned} & 3.3 \\ & -13.9 \\ & 3.9 \\ & -13.9 \end{aligned}$ | $\begin{aligned} & 7 \\ & -18 \\ & 7 \\ & -18 \end{aligned}$ |  | $\begin{aligned} & 3.3 \\ & -13.9 \\ & 3.9 \\ & -13.9 \end{aligned}$ | $\begin{aligned} & 7 \\ & -18 \\ & 7 \\ & -18 \end{aligned}$ | mA |
| Power Dissipation | $\mathrm{P}_{\mathrm{d}}$ | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 225 \\ & 267 \\ & \hline \end{aligned}$ | $\begin{aligned} & 305 \\ & 375 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 225 \\ & 267 \\ & \hline \end{aligned}$ | $\begin{aligned} & 305 \\ & 375 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 225 \\ & 267 \\ & \hline \end{aligned}$ | $\begin{aligned} & 305 \\ & 375 \\ & \hline \end{aligned}$ | mW |

## NOTES

${ }^{1}$ Guaranteed by design.
${ }^{2} \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for DAC 312 H grade only.
Specifications subject to change without notice.

DAC312
WAFER TESTLIMITS $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. Output characteristics refer to both $\mathrm{I}_{\text {OUT }}$ and $\overline{\mathrm{I}_{\text {OUT }}}$.

| Parameter | Symbol | Conditions | DAC312N <br> Limit | DAC312G <br> Limit | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 12 | 12 | Bits min |
| M onotonicity |  |  | 12 | 12 | Bits min |
| N onlinearity |  |  | $\pm 0.05$ | $\pm 0.05$ | \%FS max |
| Output Voltage Compliance | Voc | Full-Scale C urrent Change $<1 / 2$ LSB | $\begin{aligned} & +10 \\ & -5 \end{aligned}$ | $\begin{aligned} & \hline+10 \\ & -5 \end{aligned}$ | $\vee$ max <br> $V$ min |
| Full-Scale Current |  | $\begin{aligned} & \mathrm{V}_{\text {REF }}=10.000 \mathrm{~V} \\ & \mathrm{R}_{14}, \mathrm{R}_{15}=10.000 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 4.031 \\ & 3.967 \end{aligned}$ | $\begin{aligned} & 4.063 \\ & 3.935 \end{aligned}$ | mA max mA min |
| Full-Scale Symmetry | $\mathrm{I}_{\text {FSS }}$ |  | $\pm 1$ | $\pm 2$ | $\mu \mathrm{A}$ max |
| Zero-Scale Current | $\mathrm{I}_{\text {zs }}$ |  | 0.1 | 0.1 | $\mu \mathrm{A}$ max |
| Differential N onlinearity | DNL | D eviation from Ideal Step Size | $\begin{aligned} & \pm 0.012 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{aligned} & \pm 0.025 \\ & \pm 1 \end{aligned}$ | \%FS max Bits (LSB) max |
| Logic Input L evels "0" | $\mathrm{V}_{\text {IL }}$ | $V_{L C}=$ GND | 0.8 | 0.8 | $\checkmark$ max |
| Logic Input Levels "1" | $\mathrm{V}_{\text {IH }}$ | $V_{L C}=G N D$ | 2 | 2 | $V$ min |
| Logic Input Swing | $\mathrm{V}_{\text {IS }}$ |  | $\begin{aligned} & \hline+18 \\ & -5 \end{aligned}$ | $\begin{aligned} & \hline+18 \\ & -5 \end{aligned}$ | $\checkmark$ max <br> $V$ min |
| Reference Bias C urrent | $\mathrm{I}_{15}$ |  | -2 | -2 | $\mu \mathrm{A}$ max |
| Power Supply Sensitivity | $\begin{aligned} & \hline \text { PSSI }_{\text {FS+ }} \\ & \text { PSSI }_{\text {FS- }} \end{aligned}$ | $\begin{aligned} & \mathrm{V}+=+13.5 \mathrm{~V} \text { to }+16.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}-=-13.5 \mathrm{~V} \text { to }-16.5 \mathrm{~V}, \mathrm{~V}+=+15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 0.001 \\ & \pm 0.001 \end{aligned}$ | $\begin{aligned} & \pm 0.001 \\ & \pm 0.001 \end{aligned}$ | \%/\%max |
| Power Supply Current | $\begin{aligned} & \hline \text { I+ } \\ & \text { I- } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{REF}} \leq 1.0 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \hline 7 \\ & -18 \end{aligned}$ | $\begin{aligned} & \hline 7 \\ & -18 \end{aligned}$ | mA max |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{REF}} \leq 1.0 \mathrm{~mA} \end{aligned}$ | 375 | 375 | mW max |

## NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. C onsult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

## DICE CHARACTERISTICS



| 1. B1 (M SB) | 11. B 11 |
| :---: | :---: |
| 2. B2 | 12. B12 (LSB |
| 3. B3 | 13. $\mathrm{V}_{\mathrm{LC}} / \mathrm{A}_{\text {GND }}$ |
| 4. B4 | 14. $\mathrm{V}_{\text {REF }}(+)$ |
| 5. B5 | 15. $\mathrm{V}_{\text {REF }}(-)$ |
| 6. B6 | 16. COM P |
| 7. B7 | 17. V- |
| 8. B 8 | 18. $\overline{\mathrm{I}_{0}}$ |
| 9. B9 | 19. $\mathrm{I}_{0}$ |
| 10. B10 | 20. V+ |

DIE SIZE $0.141 \times 0.096$ inch, 13,536 sq. mils $(3.58 \times 2.44 \mathrm{~mm}, 8.74 \mathrm{sq} . \mathrm{mm})$

## ABSOLUTE MAXIMUM RATINGS ${ }^{\mathbf{1}}$

| Operating Temperature |  |
| :---: | :---: |
| DAC312E | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DAC 312F, DAC 312H | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction T emperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage T emperature ( Tj ) | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| L ead T emperature (Soldering, 60 sec ) | $300{ }^{\circ} \mathrm{C}$ |
| Power Supply Voltage | $\pm 18 \mathrm{~V}$ |
| Logic Inputs . . . . . | -5 V to +18 V |
| A nalog Current Outputs . | -8V to +12 V |
| R eference Inputs $\mathrm{V}_{14}, \mathrm{~V}_{15}$ | V - to V + |
| R eference Input D ifferential Voltage ( $\mathrm{V}_{14}, \mathrm{~V}_{15}$ ) | $\pm 18 \mathrm{~V}$ |
| R eference Input C urrent ( $\mathrm{I}_{14}$ ) | 1.25 mA |


| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}{ }^{\mathbf{2}}$ | $\boldsymbol{\theta}_{\mathbf{J C}}$ | Units |
| :--- | :--- | :--- | :--- |
| 20-Pin Hermetic D IP (R) | 76 | 11 | ${ }^{\circ} \mathrm{C} / W$ |
| 20-Pin Plastic DIP (P) | 69 | $\mathbf{2 7}$ | ${ }^{\circ} \mathrm{C} / W$ |
| 20-Pin SOL (S) | 88 | $\mathbf{2 5}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES
${ }^{1}$ Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
${ }^{2} \theta_{\mathrm{JA}}$ is specified for worst case mounting conditions, i.e., $\theta_{\mathrm{JA}}$ is specified for device in socket for cerdip and P-DIP packages; $\theta_{\mathrm{JA}}$ is specified for device soldered to printed circuit board for SOL package.

ORDERING GUIDE ${ }^{1}$

| Model | DNL | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| DAC 312ER ${ }^{2}$ | $\pm 1 / 2 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Cerdip-20 | Q-20 |
| D AC 312FR | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Cerdip-20 | Q-20 |
| D AC 312BR $/ 883$ | $\pm 1 \mathrm{LSB}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Cerdip-20 | $\mathrm{Q}-20$ |
| D AC 312H P | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic D IP-20 | $\mathrm{N}-20$ |
| DAC 312HS | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOL-20 | R-20 |

NOTES
${ }^{1}$ Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic DIP, and TO-can packages.
${ }^{2}$ F or devices processed in total compliance to M IL -ST D-883, add/883 after part number. C onsult factory for 883 data sheet.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC 312 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Output Current vs. Output Voltage (Output Voltage Compliance)


Power Supply Current vs. Power Supply Voltage


Reference Amplifier Small-Signal Frequency Response


Reference Amplifier Common-Mode Range


Power Supply Current vs. Temperature


Reference Amplifier Large-Signal
Frequency Response


Output Compliance vs. Temperature


True and Complementary Output Operation


Gain Accuracy vs. Reference Current

## BASIC CONNECTIONS



FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO $\bar{I}_{\mathrm{O}}$ (PIN 19): CONNECT $\mathrm{I}_{\mathrm{O}}$ (PIN 18) TO GROUND.

## Negative Low Impedance Output Operation



Accommodating Bipolar References


Basic Positive Reference Operation


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT NON-INVERTING INPUT OF OP-AMP TO ${ }^{\circ}$ (PIN 19); CONNECT $\mathrm{I}_{\mathrm{O}}$ (PIN 18) TO GROUND.

## Positive Low Impedance Output Operation



Basic Negative Reference Operation


Recommended Full-Scale Adjustment Circuit


Pulsed Reference Operation

## BASIC CONNECTIONS



NOTE:
CODE MAY be COMPLEMENTED bY REVERSING IO $I_{0}$
Bipolar Offset (True Zero)

| Code Format | Output Scale | $\begin{aligned} & \text { MSI } \\ & \text { B1 } \end{aligned}$ | B2 | B3 | B4 | B5 | B6 | B7 | B8 | B9 | B10 | B11 | $\begin{aligned} & \text { LSB } \\ & \text { B } 12 \end{aligned}$ | $\begin{aligned} & \hline \mathbf{I}_{\mathbf{0}} \\ & (\mathrm{mA}) \end{aligned}$ | $\begin{aligned} & \overline{\overline{\mathrm{I}}_{\mathbf{0}}} \\ & (\mathrm{mA}) \end{aligned}$ | $\mathrm{V}_{\text {OUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Offset Binary; True Zero Output. | Positive Full-Scale | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 3.999 | 0.000 | 9.9951 |
|  | Positive Full-Scale-LSB | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3.998 | 0.001 | 9.9902 |
|  | +LSB | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2.001 | 1.998 | 0.0049 |
|  | Zero-Scale | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.000 | 1.999 | 0.000 |
|  | -LSB | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1.999 | 2.000 | -0.0049 |
|  | N egative Full-Scale +LSB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.001 | 3.998 | -9.9951 |
|  | N egative Full-Scale | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.000 | 3.999 | -10.000 |
| 2s C omplement; T rue Zero Output M SB Complemented ( N eed Inverter at B 1 ). | Positive Full-Scale | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 3.999 | 0.000 | 9.9951 |
|  | Positive Full-Scale-LSB | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3.998 | 0.001 | 9.9902 |
|  | +1 LSB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2.001 | 1.998 | 0.0049 |
|  | Zero-Scale | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.000 | 1.999 | 0.000 |
|  | -1 LSB | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1.999 | 2.000 | -0.0049 |
|  | N egative Full-Scale +LSB | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.001 | 3.998 | -9.9951 |
|  | N egative Full-Scale | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.000 | 3.999 | -10.000 |

## BASIC CONNECTIONS



Basic Unipolar Operation

| Code Format | Output Scale | MSB <br> B1 B2 | B3 | B4 | B5 | B6 | B7 | B8 | B9 | B10 | B11 | $\begin{aligned} & \text { LSB } \\ & \text { B12 } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathbf{0}} \\ & (\mathrm{mA}) \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{IO}_{0}} \\ & (\mathrm{~mA}) \end{aligned}$ | $\mathrm{V}_{\text {OUt }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Straight Binary; | Positive Full-Scale | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 3.999 | 0.000 | 9.9976 |
| Unipolar with True | Positive Full-Scale-LSB | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3.998 | 0.001 | 9.9951 |
| Input Code, True | LSB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.001 | 3.998 | 0.0024 |
| Zero Output. | Zero-Scale | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.000 | 3.999 | 0.0000 |
| Complementary Binary; | Positive Full-Scale | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.000 | 3.999 | 9.9976 |
| U nipolar with | Positive full-Scale-LSB | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.001 | 3.998 | 9.9951 |
| Complementary Input | LSB | 11 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3.998 | 0.001 | 0.0024 |
| Code, True Zero Output. | Zero-Scale | 11 | 1 | 1 | 1 | 1 | 1 |  |  | 1 |  | 1 | 3.999 | 0.000 | 0.0000 |



Symmetrical Offset Operation

| Code Format | Output Scale | $\begin{array}{\|l\|} \hline \text { MSB } \\ \text { B1 B2 } \end{array}$ | B3 |  | B5 | B6 | B7 |  | 8 B9 |  | B11 | $\begin{aligned} & \hline \text { LSB } \\ & \text { B12 } \end{aligned}$ | $\begin{aligned} & \mathrm{I} 0 \\ & (\mathrm{~mA}) \end{aligned}$ | $\begin{aligned} & \overline{\bar{I}_{0}} \\ & (\mathrm{~mA}) \end{aligned}$ | $\mathrm{V}_{\text {OUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Straight Offset Binary; Symmetrical about Zero, No True Zero Output. | Positive Full-Scale | 11 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 3.999 | 0.00 | 9.9976 |
|  | Positive F ull-Scale -LSB | $1 \begin{array}{ll}1 & 1\end{array}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3.998 | 0.001 | 9.9927 |
|  | (+) Zero-Scale | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.000 | 1.999 | 0.0024 |
|  | (-) Zero-Scale | 01 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1.999 | 2.000 | -0.0024 |
|  | N egative Full-Scale -LSB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.001 | 3.998 | -9.9927 |
|  | N egative Full-Scale | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.000 | 3.999 | -9.9976 |
| 1s Complement; Symmetrical about Zero, No True Zero Output. M SB Complemented ( N eed Inverter at B 1 ). | Positive Full-Scale | 01 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 3.999 | 0.000 | 9.9976 |
|  | Positive F ull-Scale -LSB | 01 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3.998 | 0.001 | 9.9927 |
|  | ( +) Zero-Scale | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.000 | 1.999 | 0.0024 |
|  | (-) Zero-Scale | 11 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1.999 | 2.000 | -0.0024 |
|  | N egative Full-Scale -LSB | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.001 | 3.998 | -9.9927 |
|  | N egative Full-Scale | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.000 | 3.999 | -9.9976 |

## DAC312

## APPLICATIONS INFORMATION <br> REFERENCE AMPLIFIER SETUP

The DAC 312 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. T he reference current may be fixed or may vary from nearly zero to +1.0 mA . The full range output current is a linear function of the reference current and is given by:

$$
\begin{gathered}
I_{F R}=\frac{4095}{4096} \times 4 \times\left(I_{\mathrm{REF}}\right)=3.999 I_{\mathrm{REF}}, \\
\text { where } I_{\mathrm{REF}}=I_{14}
\end{gathered}
$$

In positive reference applications, an external positive reference voltage forces current through R 14 into the $\mathrm{V}_{\text {REF (+) }}$ terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to $\mathrm{V}_{\text {REF(-) }}$ at pin 15 . Reference current flows from ground through R14 into $\mathrm{V}_{\text {REF (+) }}$ as in the positive reference case. T his negative reference connection has the advantage of a very high impedance presented at pin 15 . T he voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. R15 (nominally equal to R14) is used to cancel bias current errors.
Bipolar references may be accommodated by offsetting $\mathrm{V}_{\text {REF }}$ or pin 15. The negative common-mode range of the reference amplifier is given by: $\mathrm{V}_{\mathrm{CM}}-=\mathrm{V}$ - plus ( $\mathrm{I}_{\mathrm{REF}} \times 3 \mathrm{k} \Omega$ ) plus 1.23 V . The positive common-mode range is $\mathrm{V}+$ less 1.8 V .
When a dc reference is used, a reference bypass capacitor is recommended. A 5.0 V T TL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R14 should be split into two resistors with the junction bypassed to ground with a $0.1 \mu \mathrm{~F}$ capacitor.
For most applications the tight relationship between $I_{\text {REF }}$ and $I_{\text {FS }}$ will eliminate the need for trimming $I_{\text {ref }}$. If required, full scale trimming may be accomplished by adjusting the value of R14, or by using a potentiometer for R14. An improved method of full-scale trimming which eliminates potentiometer T.C. effects is shown in the Recommended Full-Scale Adjustment circuit.
T he reference amplifier must be compensated by using a capacitor from pin 16 to V -. F or fixed reference operation, a $0.01 \mu \mathrm{~F}$ capacitor is recommended. For variable reference applications, see section entitled "R eference Amplifier Compensation for M ultiplying Applications."

## MULTIPLYING OPERATION

The DAC 312 provides excellent multiplying performance with an extremely linear relationship between $I_{\text {FS }}$ and $I_{\text {REF }}$ over a range of 1 mA to $1 \mu \mathrm{~A}$. M onotonic operation is maintained over a typical range of $I_{\text {REF }}$ from $100 \mu \mathrm{~A}$ to 1.0 mA . Although some degradation of gain accuracy will be realized at reduced values of $I_{\text {REF }}$. (See $G$ ain Accuracy vs. Reference $C$ urrent).

## REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V -. The value of this capacitor depends on the impedance presented to pin 14 for R 14 values of $1.0 \Omega, 2.5 \Omega$ and $5.0 \mathrm{k} \Omega$, minimum values of $\mathrm{C}_{\mathrm{C}}$ are 5 pF , 10 pF , and 25 pF . Larger values of R14 require proportionately increased values of $\mathrm{C}_{\mathrm{C}}$ for proper phase margin.
F or fastest response to a pulse, low values of R14 enabling small $C_{C}$ values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For R14 = $1 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{C}}=5 \mathrm{pF}$, the reference amplifier slews at $4 \mathrm{~mA} / \mu \mathrm{s}$ enabling a transition from $I_{\text {REF }}=0$ to $I_{\text {REF }}=1 \mathrm{~mA}$ in 250 ns .
Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff $\left(I_{\text {REF }}=0\right)$ condition. Full-scale transition ( 0 mA to 1 mA ) occurs in 62.5 ns when the equivalent impedance at pin 14 is $800 \Omega$ and $C_{C}=0$. This yields a reference slew rate of $8 \mathrm{~mA} / \mu \mathrm{s}$ which is relatively independent of $R_{I N}$ and $V_{I N}$ values.

## LOGIC INPUTS

T he DAC 312 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, $40 \mu \mathrm{~A}$ logic input current, and completely adjustable logic threshold voltage. For V-$=-15 \mathrm{~V}$, the logic inputs may swing between -5 V and +10 V . T his enables direct interface with +15 V CM OS logic, even when the DAC 312 is powered from a +5 V supply. M inimum input logic swing and minimum logic threshold voltage are given by: V-plus ( $\mathrm{I}_{\mathrm{REF}} \times 3 \mathrm{k} \Omega$ ) plus 1.8 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, $\mathrm{V}_{\mathrm{LC}}$ ). The appropriate graph shows the relationship between $\mathrm{V}_{\mathrm{LC}}$ and $\mathrm{V}_{\mathrm{TH}}$ over the temperature range, with $\mathrm{V}_{T H}$ nominally 1.4 above $\mathrm{V}_{\mathrm{LC}}$. For TTL interface, simply ground pin 13. When interfacing ECL, an $I_{\text {REF }} \leq 1 \mathrm{~mA}$ is recommended. For interfacing other logic families, see block titled "Interfacing With Various L ogic Families". F or general setup of the logic control circuit, it should be noted that pin 13 will sink 7 mA typical; external circuitry should be designed to accommodate this current.

## ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided where $I_{0}+\overline{I_{O}}=I_{F R}$. Current appears at the true output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increases $\overline{I_{0}}$ as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing $I_{\text {FR }}$; do not leave an unused output pin open.
Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25 V above V - and is independent of the positive supply. $N$ egative compliance is +10 V above V -.
The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

## POWER SUPPLIES

The D AC 312 operates over a wide range of power supply voltages from a total supply of 20 V to 36 V . When operating with V - supplies of -10 V or less, $\mathrm{I}_{\mathrm{REF}} \leq 1 \mathrm{~mA}$ is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -9 V with $\mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}$ is not recommended because negative output compliance would be reduced to near zero. O peration from lower supplies is possible, however at least 8 V total must be applied to insure turn-on of the internal bias network.
Symmetrical supplies are not required, as the DAC 312 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

## TEMPERATURE PERFORMANCE

The nonlinearity and monotonicity specifications of the DAC 312 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is tight, typically $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, with zero-scale output current and drift essentially negligible compared to $1 / 2$ LSB.
The temperature coefficient of the reference resistor R 14 should match and track that of the output resistor for minimum overall
full-scale drift. Settling times of the DAC 312 decrease approximately $10 \%$ at $-55^{\circ} \mathrm{C}$; at $+125^{\circ} \mathrm{C}$ an increase of about $15 \%$ is typical.

## SETTLING TIME

The D AC 312 is capable of extremely fast settling times; typically 250 ns at $\mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}$. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25 ns for each of the 12 bits. Settling time to within 1/2 LSB of the LSB is therefore 25 ns , with each progressively larger bit taking successively longer. The M SB settles in 250 ns , thus determining the overall settling time of 250 ns. Settling to 10-bit accuracy requires about 90 ns to 130 ns. The output capacitance of the D AC 312 including the package is approximately 20 pF ; therefore, the output RC time constant dominates settling time if $R_{L}>500 \Omega$.
Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for $I_{\text {REF }}$ values down to 0.5 mA , with gradual increases for lower $I_{\text {ReF }}$ values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.
$M$ easurement of the settling time requires the ability to accurately resolve $\pm 1 / 2 \mathrm{LSB}$ of current, which is $\pm 500 \mathrm{nA}$ for 4 mA FSR. In order to assure the measurement is of the actual settling time and not the RC time of the output network, the resistive termination on the output of the DAC must be $500 \Omega$ or less. This does, however, place certain limitations on the testing apparatus. At $I_{\text {REF }}$ values of less than 0.5 mA , it is difficult to prevent RC damping of the output and maintain adequate sensitivity. Because the DAC 312 has 8 equal current sources for the 3 most significant bits, the major carry occurs at the code change of 000111111111 to 111000000000 . The worst case settling time occurs at the zero to full-scale transition and it requires 9.2 time constants for the DAC output to settle to within $\pm 1 / 2$ LSB ( $0.0125 \%$ ) of its final value.
The DAC 312 switching transients or "glitches" are on the order of 500 mV -ns. This is most evident when switching through the major carry and may be further reduced by adding small capacitive loads at the output with a minor sacrifice in transition speeds.
F astest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and $\mathrm{V}_{\mathrm{LC}}$ terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; $0.1 \mu \mathrm{~F}$ capacitors at the supply pins provide full transient protection.

## DAC312

## DIFFERENTIAL VS. INTEGRAL NONLINEARITY

Integral nonlinearity, for the purposes of the discussion, refers to the "straightness" of the line drawn through the individual response points of a data converter. Differential nonlinearity, on the other hand, refers to the deviation of the spacing of the adjacent points from a 1 LSB ideal spacing. Both may be expressed as either a percentage of full-scale output or as fractional LSBs or both. T he following figures define the manner in which these parameters are specified. The left figure shows a portion of the transfer curve of a DAC with $1 / 2$ LSB INL and the (implied) DNL spec of 1 LSB. Below this is a graphic representation of the way this would appear on a CRT, for example, if the D/A converter output were to be applied to the $Y$ input of a CRT as shown in the application schematic titled "CRT D isplay D rive." On the right is a portion of the transfer curve of a DAC specified for 2 LSB INL with 1/2 LSB DNL specified and the graphic display below it.

## DIFFERENTIAL LINEARITY COMPARISON



D/A Converter with $\pm 1 / 2$ LSB INL, $\pm 1$ LSB DNL


Video Deflection by DACs
ENLARGED "POSITIONAL" OUTPUTS

One of the characteristics of an R-2R DAC in standard form is that any transition which causes a zero LSB change (i.e., the same output for two different codes) will exhibit the same output each time that transition occurs. The same holds true for transitions causing a 2 LSB change. These two problem transitions are allowable for the standard definition of monotonicity and also allow the device to be specified very tightly for INL. The major problem arising from this error type is in A/D converter implementations. Inputs producing the same output are now represented by ambiguous output codes for an identical input. Also, 2 LSB gaps can cause large errors at those input levels (assuming $1 / 2 \mathrm{LSB}$ quantizing levels). It can be seen from the two figures that the DNL specified D/A converter will yield much finer grained data than the INL specified part, thus improving the ability of the $A / D$ to resolve changes in the analog input.

$D / A$ Converter with $\pm 2$ LSB INL, $\pm 1 / 2$ LSB DNL


Video Deflection by DACs
ENLARGED "POSITIONAL" OUTPUTS

## DESCRIPTION OF OPERATION

The DAC 312 is divided into two major sections, an 8 segment generator and a 9-bit master/slave D/A converter. In operation the device performs as follows (see Simplified Schematic).
The three most significant bits (M SBs) are inputs to a 3-to-8 line decoder. The selected resistor (R5 in the figure) is connected to the master/slave 9-bit D/A converter. All lower order resistors ( $R 1$ through $R 4$ ) are summed into the $I_{0}$ line, while all higher order resistors ( $R 6$ through $R 8$ ) are summed into the $\bar{T}_{0}$ line. The R 5 current supplies 512 steps of current ( 0 mA to 0.499 mA for a 1 mA reference current) which are also summed into the $I_{0}$ or $\bar{I}_{0}$ lines depending on the bits selected. In the figure, the code selected is: 100110000000 . Therefore, $2 \mathrm{~mA}(4 \times$ $0.5 \mathrm{~mA} /$ segment) +0.375 mA (from master/slave D/A converter) are summed into $I_{0}$ giving an $I_{0}$ of 2.375 mA . $\bar{I}_{0}$ has a current of 1.625 mA with this code. As the three M SB's are incremented, each successively higher code adds 0.5 mA to $\bar{I}_{0}$ and subtracts 0.5 mA from $\mathrm{I}_{0}$, with the selected resistor feeding its current to the master/slave D/A converter; thus each increment of the 3 M SBs allows the current in the 9-bit D/A converter to be added to a pedestal consisting of the sum of all lower order currents from the segment generator. T his configuration guarantees monotonicity.


DIGITAL INPUT
Expanded Transfer Characteristic Segment (001 010 011)


Simplified Schematic


NOTE:
DEVICE(S) CONNECTED TO ANALOG INPUT MUST BE CAPABLE OF SOURCING 4.0 mA . DEVICE(S) CONNECTED TO ANALOG INPUT
A BUFFER (eg. BUF.03) MAY BE REQUIRED.

# 12-Bit Fast A/D Converter <br> Outline Dimensions <br> Dimension shown in inches and (mm). 

## 20-Lead Plastic DIP (N-20)

## 20-Lead Cerdip (Q-20)

## 20-Lead Wide Body SOL (R-20)

